

CLAIM AMENDMENTS

This listing of claims will replace all prior versions and listings of claims in the application.

Listing of Claims

1. (Currently Amended) A data processing system, comprising:
- a first integrated circuit, the first integrated circuit including:
- a first logic block configured to generate a data stream;
- a hardware encryption circuit coupled to the first logic block and configured to encrypt the data stream to generate an encrypted data stream;
- and
- a first Peripheral Component Interconnect Express (PCI-Express) PCI-Express-compatible interface circuit configured to support data communication over a plurality of PCI-Express virtual channels,
- wherein the plurality of PCI-Express virtual channels includes an unencrypted default virtual channel and a dedicated encrypted virtual channel, that is incapable of being bypassed or disabled, and is configured to communicate encrypted data exclusively,
- wherein the first PCI-Express-compatible interface circuit includes a plurality of channel interconnects, each associated with a virtual channel among the plurality of virtual channels,

17 wherein a first channel interconnect among the plurality of virtual channels
18 is coupled to the hardware encryption circuit to receive the encrypted data
19 stream, and

20 wherein the first PCI-Express-compatible interface circuit is configured to
21 communicate the encrypted data stream from the hardware encryption
22 circuit over the dedicated encrypted virtual channel;

23 a second integrated circuit coupled to the first integrated circuit by a PCI-
24 Express-compatible interconnect, the second integrated circuit including:

25 a second PCI-Express-compatible interface circuit coupled to the PCI-
26 Express-compatible interconnect to receive the encrypted data stream over
27 the dedicated encrypted virtual channel, the second PCI-Express-compatible
28 interface circuit including;

29 a plurality of channel interconnects, each associated with a
30 virtual channel among the plurality of virtual channels;

31 a hardware decryption circuit coupled to a first channel
32 interconnect among the plurality of channel interconnects for the
33 second PCI-Express-compatible interface circuit and configured to
34 decrypt the encrypted data stream; and

35 a second logic block coupled to the hardware decryption circuit
36 and configured to use the decrypted data stream; and

control logic coupled to at least one of the first and second PCI-Express-compatible interface circuits and configured to communicate authorization data over the default virtual channel to authorize secure communication between the first and second integrated circuits over the dedicated encrypted virtual channel.

2. (Currently Amended) A circuit arrangement, comprising:
a multi-channel serial interface circuit configured to communicate data over a serial interconnect using a plurality of virtual channels; and
a hardware encryption circuit coupled to the multi-channel serial interface circuit and configured to encrypt all data communicated over a dedicated encrypted virtual channel, that is incapable of being bypassed or disabled, among the plurality of virtual channels.

3. (Currently Amended) The circuit arrangement of claim 2, ~~wherein the multi-channel serial interface circuit comprises~~ further comprising:
PCI-Express-compatible interface logic coupled to the hardware encryption circuit and configured to communicate encrypted data output by the hardware encryption circuit over a PCI-Express-compatible interconnect.

4. (Currently Amended) The circuit arrangement of claim 2, further comprising:

2 a logic block coupled to the hardware encryption circuit and configured to
3 output data for communication over the serial interconnect to the hardware
4 encryption circuit such that the data output by the logic block is encrypted prior to
5 communication over the serial interconnect.

1 5. (Original) The circuit arrangement of claim 4,
2 wherein the logic block is additionally configured to output additional data for
3 communication over an unencrypted virtual channel among the plurality of virtual
4 channels.

1 6. (Original) The circuit arrangement of claim 4,
2 wherein the logic block is configured to output data over the serial interconnect
3 solely over the dedicated encrypted virtual channel.

1 | 7. (Currently Amended) The circuit arrangement of claim 4, further comprising:
2 a second logic block coupled to the multi-channel serial interface circuit and
3 configured to output data for communication over an unencrypted virtual channel
4 among the plurality of virtual channels.

1 | 8. (Currently Amended) The circuit arrangement of claim 4, further comprising:

2 a second logic block coupled to the hardware encryption circuit and
3 configured to output data for communication over the dedicated encrypted virtual
4 channel.

1 | 9. (Currently Amended) The circuit arrangement of claim 4, further comprising:
2 a hardware decryption circuit coupled intermediate the multi-channel serial
3 interface circuit and the logic block, the hardware decryption circuit configured to
4 decrypt encrypted data received from the serial interconnect by the multi-channel
5 serial interface circuit and communicated over the dedicated encrypted virtual
6 channel.

1 10. (Original) The circuit arrangement of claim 4,
2 wherein the plurality of virtual channels includes a default virtual channel
3 configured to communicate authorization data for authorizing secure
4 communication over the dedicated encrypted virtual channel.

1 | 11. (Currently Amended) An integrated circuit comprising:
2 the multi-channel serial interface circuit and hardware encryption circuit of
3 claim 2.

1 | 12. (Currently Amended) A data processing system, comprising:

2 the integrated circuit of claim 11, and

3 a second integrated circuit comprising:

4 a second multi-channel serial interface circuit configured to receive the
5 encrypted data communicated over the serial interconnect by the first multi-
6 channel serial interface circuit, ~~the second integrated circuit further~~
7 comprising and

8 a hardware decryption circuit configured to decrypt the encrypted data
9 received over the serial interconnect.

1 13. (Canceled).

1 14. (Currently Amended) A circuit arrangement, comprising:

2 a multi-channel serial interface circuit configured to communicate data over a
3 serial interconnect using a plurality of virtual channels; and

4 a hardware decryption circuit coupled to the multi-channel serial interface
5 circuit and configured to decrypt all data received from the serial interconnect by
6 the multi-channel serial interface that has been communicated over the serial
7 interconnect on a dedicated encrypted virtual channel, that is incapable of being
8 bypassed or disabled, among the plurality of virtual channels.

1 15. (Currently Amended) A method of communicating data over a serial
2 interconnect, the method comprising:

3 encrypting a data stream using a hardware encryption circuit disposed on an
4 integrated circuit; and

5 communicating the encrypted data stream over a serial interconnect using a
6 multi-channel serial interface circuit disposed on the integrated circuit,

7 wherein communicating the encrypted data stream includes communicating the
8 encrypted data stream over a dedicated encrypted virtual channel, that is incapable
9 of being bypassed or disabled, from among a plurality of virtual channels supported
10 by the multi-channel serial interface circuit, and

11 wherein the dedicated encrypted virtual channel is dedicated to the communication
12 of encrypted data.

1 16. (Currently Amended) The method of claim 15,

2 wherein the multi-channel serial interface circuit comprises PCI-Express-
3 compatible interface logic coupled to the hardware encryption circuit, and

4 wherein communicating the encrypted data stream over the serial interconnect
5 comprises communicating the encrypted data over a PCI-Express-compatible
6 interconnect.

1 17. (Currently Amended) The method of claim 15, further comprising:

generating the data stream from a logic block disposed on the integrated circuit.

18. (Original) The method of claim 17,
wherein the logic block is configured to output data over the serial interconnect solely over the encrypted virtual channel.

19. (Currently Amended) The method of claim 17, further comprising:
generating a second data stream from a second logic block disposed on the integrated circuit, and
communicating the second data stream over the serial interconnect using an unencrypted virtual channel among the plurality of virtual channels supported by the multi-channel serial interface circuit.

20. (Original) The method of claim 17, further comprising:
decrypting a second encrypted data stream received from the serial interconnect by the multi-channel serial interface circuit and communicated over the dedicated encrypted virtual channel using a hardware decryption circuit disposed on the integrated circuit; and
communicating the decrypted data stream to the logic block.

21. (Currently Amended) The method of claim 17,
wherein the plurality of virtual channels includes a default virtual channel, the
method further comprising:
communicating authorization data over the default virtual channel to
authorize secure communication over the dedicated encrypted virtual channel.

22. (Original) The method of claim 17, further comprising:
receiving the encrypted data stream from the serial interconnect using a
second multi-channel serial interface circuit disposed on a second integrated circuit;
and
decrypting the encrypted data stream using a hardware decryption circuit
disposed on the second integrated circuit.

23. (Currently Amended) A method of providing access control for a digital data
stream, the method comprising:
decrypting a first encrypted data stream in a first integrated circuit to
generate a first decrypted data stream;
re-encrypting the first decrypted data stream in the first integrated circuit to
generate a second encrypted data stream;
communicating the second encrypted data stream from the first integrated
circuit to a second integrated circuit over a multi-channel serial interconnect to

which the first and second integrated circuits are connected by communicating the second encrypted data stream over a dedicated encrypted virtual channel, that is incapable of being bypassed or disabled, among a plurality of virtual channels supported by the multi-channel serial interconnect; and

decrypting the second encrypted data stream in the second integrated circuit to generate a second decrypted data stream.

24. (Currently Amended) The method of claim 23, further comprising:
demodulating a modulated input signal to generate the first encrypted data stream.

25. (Currently Amended) The method of claim 24, further comprising:
decoding the second decrypted data stream in the second integrated circuit to generate a decoded data stream.

26. (Original) The method of claim 24,
wherein the modulated input signal comprises a satellite broadcast signal,
wherein the first encrypted data stream comprises an encrypted MPEG data stream, and
wherein decoding the second decrypted data stream in the second integrated circuit comprises performing MPEG decoding on the second decrypted data stream.

1 27. (Original) The method of claim 23,
2 wherein decrypting the first encrypted data stream includes performing regional
3 access control on the first encrypted data stream.

1 28. (Original) The method of claim 23,
2 wherein decrypting the first encrypted data stream includes performing subscriber
3 access control on the first encrypted data stream.

1 29. (Original) The method of claim 23,
2 wherein the first and second integrated circuits are disposed in a set top box.

1 30. (Original) The method of claim 23,
2 wherein the first integrated circuit is disposed on an access card coupled to the
3 second integrated circuit via a connector.

1 31. (Original) The method of claim 23,
2 wherein re-encrypting the first decrypted data stream is performed by hardware
3 encryption logic disposed on the first integrated circuit.

1 32. (Currently Amended) A circuit arrangement, comprising:

2 decryption logic configured to decrypt a first encrypted data stream and
3 generate therefrom a first decrypted data stream;

4 encryption logic configured to re-encrypt the first decrypted data stream and
5 generate therefrom a second encrypted data stream; and

6 a multi-channel serial interface circuit configured to communicate the second
7 encrypted data stream over a multi-channel serial interconnect by communicating
8 the second encrypted data stream over a dedicated encrypted virtual channel, that
9 is incapable of being bypassed or disabled, among a plurality of virtual channels
10 supported by the multi-channel serial interconnect.

1 33. (Currently Amended) The circuit arrangement of claim 32, further
2 comprising;

3 second decryption logic configured to decrypt the second encrypted data
4 stream and generate therefrom a second decrypted data stream.

1 34. (Currently Amended) The circuit arrangement of claim 33, further
2 comprising;

3 demodulation logic configured to generate the first encrypted data stream
4 from a modulated input signal.

1 35. (Currently Amended) The circuit arrangement of claim 34, further

2 | comprising;

3 decoder logic configured to decode the second decrypted data stream.

1 36. (Original) The circuit arrangement of claim 35,
2 wherein the modulated input signal comprises a satellite broadcast signal,
3 wherein the first encrypted data stream comprises an encrypted MPEG data
4 stream, and
5 wherein decoding the second decrypted data stream in the second integrated circuit
6 comprises performing MPEG decoding on the second decrypted data stream.

1 37. (Original) The circuit arrangement of claim 35,
2 wherein the demodulation logic, the first decryption logic, the encryption logic, and
3 the multi-channel serial interface circuit are disposed on a first integrated circuit,
4 wherein the second decryption logic and decoder logic are disposed on a second
5 integrated circuit, and
6 wherein the second integrated circuit includes a second multi-channel serial
7 interface circuit coupled to the multi-channel serial interconnect to receive the
8 second encrypted data stream therefrom.

1 38. (Original) The circuit arrangement of claim 32,

2 wherein the decryption logic is configured to perform regional access control on the
3 first encrypted data stream.

1 39. (Original) The circuit arrangement of claim 32,
2 wherein the decryption logic is configured to perform subscriber access control on
3 the first encrypted data stream.

1 40. (Original) The circuit arrangement of claim 32,
2 wherein the multi-channel serial interface circuit comprises PCI-Express-
3 compatible interface logic coupled to the encryption logic and configured to
4 communicate the first encrypted data stream over a PCI-Express-compatible
5 interconnect.

1 41-45. (Canceled).